

10-Bit 75 MSPS A/D Converter

AD9060

FEATURES

Monolithic 10-Bit/75 MSPS Converter ECL Outputs Bipolar (±1.75 V) Analog Input 57 dB SNR @ 2.3 MHz Input Low (45 pF) Input Capacitance MIL-STD-883 Compliant Versions Available

APPLICATIONS
Digital Oscilloscopes
Medical Imaging
Professional Video
Radar Warning/Guidance Systems
Infrared Systems

GENERAL DESCRIPTION

The AD 9060 A/D converter is a 10-bit monolithic converter capable of word rates of 75 M SPS and above. Innovative architecture using 512 input comparators instead of the traditional 1024 required by other flash converters reduces input capacitance and improves linearity.


Inputs and outputs are ECL-compatible, which makes the AD 9060 the recommended choice for systems with conversion rates >30 M SPS to minimize system noise. An overflow bit is provided to indicate analog input signals greater than $\pm V_{\text{SENSE}}$.

Voltage sense lines are provided to ensure accurate driving of the $\pm V_{REF}$ voltages applied to the units. Quarter-point taps on the resistor ladder help optimize the integral linearity of the unit.

Either 68-pin ceramic leaded (gull wing) packages or ceramic L C Cs are available and specifically designed for low thermal impedances. Two performance grades for temperatures of both 0°C to +70°C and -55°C to +125°C ranges are offered to allow the user to select the linearity best suited for each application. Dynamic performance is fully characterized and production tested at +25°C. M I L -ST D -883 units are available.

The AD 9060 A/D converter is available in versions compliant with M IL -ST D -883. Refer to the Analog D evices M ilitary Products D atabook or current AD 9060/883B data sheet for detailed specifications.

FUNCTIONAL BLOCK DIAGRAM



AD9060- SPECIFICATIONS

$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
+V _{REF} , -V _{REF} , 3/4 _{REF} , 1/2 _{REF} , 1/4 _{REF} 2 V to +2 V +V _{REF} to -V _{REF} 4.0 V ENCODE, ENCODE 0 V to -V _S	M aximum Junction T emperature ² +175°C L ead Soldering T emp (10 sec) +300°C

ELECTRICAL CHARACTERISTICS $(+V_S = +5 \text{ V}; -V_S = -5.2 \text{ V}; \pm V_{SENSE} = \pm 1.75 \text{ V}; ENCODE = 60 MSPS unless otherwise noted})^3$

		Test		D 9060J E /J			9060KE/k	ζZ	
Parameter (Conditions)	Temp	Level	Min	Тур	Max	Min	Тур	Max	Units
RESOLUTION			10			10			Bits
DC ACCURACY ³ Differential Nonlinearity Integral Nonlinearity	+25°C Full +25°C	I VI I VI		1.0 1.25	1.25 1.5 2.0		0.75 1.0	1.0 1.25 1.5	LSB LSB LSB
N o M issing C odes	Full Full	VI			2.5		G uarar	2.0 iteed	LSB
ANALOG INPUT Input Bias Current ⁴ Input Resistance Input Capacitance ⁴ Analog Bandwidth	+25°C Full +25°C +25°C +25°C	I VI I V	2.0	0.4 7.0 45 175	1.0 2.0	2.0	0.4 7.0 45 175	1.0 2.0	mA mA kΩ pF M H z
REFERENCE INPUT Reference Ladder Resistance Ladder Tempco Reference Ladder Offset	+25°C Full Full	I VI V	22 14	37 0.1	56 66	22 14	37 0.1	56 66	Ω Ω Ω/°C
T op of L adder Bottom of L adder Offset D rift C oefficient	+25°C Full +25°C Full Full	I VI I VI V		45 45 50	90 90 90 90		45 45 50	90 90 90 90	mV mV mV mV μV/°C
SWIT CHING PERFORMANCE Conversion Rate Aperture D elay (t _A) Aperture U ncertainty (Jitter) Output D elay (t _{OD}) ⁵ Output Rise T ime Output F all T ime Output T ime Slew ⁵	+25°C +25°C +25°C +25°C +25°C +25°C +25°C	V V I I I I I I I I	75 2	1 5 4 1 1 1.5	9 3 3 3	75 2	1 5 4 1 1 1.5	9 3 3 3	M SPS ns ps, rms ns ns ns
DYNAMIC PERFORMANCE T ransient Response Overvoltage Recovery Time Effective N umber of Bits (ENOB) $f_{IN} = 2.3 \text{ MHz}$ $f_{IN} = 10.3 \text{ MHz}$ $f_{IN} = 29.3 \text{ MHz}$ Signal-to-Noise Ratio ⁶	+25°C +25°C +25°C +25°C +25°C	V V I IV IV	8.7 8.0 7.0	10 10 9.1 8.6 7.4		8.7 8.0 7.0	10 10 9.1 8.6 7.4		ns ns Bits Bits Bits
$f_{IN} = 2.3 \text{ M H z}$ $f_{IN} = 10.3 \text{ M H z}$ $f_{IN} = 29.3 \text{ M H z}$	+25°C +25°C +25°C		54 51 44	56 54 47		54 51 44	56 54 47		dB dB dB

-2- REV. A

		Test	А	D 9060] E /J	Z	A	9060KE/H	ΚZ	
Parameter (Conditions)	Temp	Level	Min	Тур	Max	Min	Тур	Max	Units
$\begin{array}{c} \hline \textbf{DYNAMIC PERFORMANCE} \\ \textbf{(CONTINUED)} \\ \textbf{Signal-to-N oise R atio}^6 \\ \textbf{(Without H armonics)} \\ f_{IN} = 2.3 \text{ M Hz} \\ f_{IN} = 10.3 \text{ M Hz} \\ f_{IN} = 29.3 \text{ M Hz} \\ \textbf{H armonic D istortion} \\ \hline \end{array}$	+25°C +25°C +25°C	 	54 51 46	56 55 48		54 51 46	58 55 48		dB dB dB
$f_{IN} = 2.3 \text{ M Hz}$ $f_{IN} = 10.3 \text{ M Hz}$ $f_{IN} = 29.3 M H$	+25°C +25°C +25°C +25°C +25°C +25°C	I I V V V	61 55 47	65 58 50 70 0.5 1		61 55 47	65 58 50 70 0.5 1		dBc dBc dBc dBc D egree
ENCODE INPUT Logic "1" Voltage Logic "0" Voltage Logic "1" Current Logic "0" Current Input Capacitance Pulse Width (High) Pulse Width (Low)	F ull F ull F ull +25°C +25°C +25°C	VI VI VI VI V	-1.1 6 6	150 150 5	-1.5 300 300	-1.1 6 6	150 150 5	-1.5 300 300	V V μΑ μΑ pF ns
DIGITAL OUTPUTS Logic "1" Voltage Logic "0" Voltage	Full Full	VI VI	-1.1		-1.5	-1.1		-1.5	V
POWER SUPPLY +V _S Supply Current -V _S Supply Current Power Dissipation	+25°C Full +25°C Full +25°C	VI VI VI VI		420 150 2.8	500 500 180 190 3.3		420 150 2.8	500 500 180 190 3.3	mA mA mA mA
Power Supply Rejection Ratio (PSRR) ⁸	Full Full	vi vi		6	3.5 10		6	3.5 10	W mV/V

Specifications subject to change without notice.

REV. A -3-

¹Absolute maximum ratings are limiting values to be applied individually and beyond which the serviceability of the circuit may be impaired. Functional operability is not necessarily implied. Exposure to absolute maximum rating conditions for an extended period of time may affect device reliability.

²T ypical thermal impedances (part soldered onto board): 68-pin leaded ceramic chip carrier: $\theta_{JC} = 1^{\circ}C/W$; $\theta_{JA} = 17^{\circ}C/W$ (no air flow); $\theta_{JA} = 15^{\circ}C/W$ (air flow = 500 L F M). 68-pin ceramic L C C: $\theta_{JC} = 2.6^{\circ}C/W$; $\theta_{JA} = 15^{\circ}C/W$ (no air flow); $\theta_{JA} = 13^{\circ}C/W$ (air flow = 500 L F M). $\theta_{JA} = 15^{\circ}C/W$ (no air flow); $\theta_{JA} = 15^{\circ}C/W$ (air flow = 500 L F M). $\theta_{JA} = 15^{\circ}C/W$ (no air flow); $\theta_{JA} = 15^{\circ}C/W$ (no air flow); $\theta_{JA} = 15^{\circ}C/W$ (air flow = 500 L F M). $\theta_{JA} = 15^{\circ}C/W$ (no air flow); $\theta_{JA} = 15^{\circ}C/W$ (no air flow); $\theta_{JA} = 15^{\circ}C/W$ (air flow = 500 L F M).

 $^{^4}$ M easured with ANALOG IN = +V_{SENSE} 5 Output delay measured as worst-case time from 50% point of the rising edge of ENCODE to 50% point of the slowest rising or falling edge of D $_0$ -D $_9$. Output skew measured as worst-case difference in output delay among D₀-D₉.

⁶RMS signal to rms noise with analog input signal 1 dB below full scale at specified frequency.


⁷Intermodulation measured with analog input frequencies of 2.3 M Hz and 3.0 M Hz at 7 dB below full scale.

⁸M easured as the ratio of the worst-case change in transition voltage of a single comparator for a 5% change m +V_S or -V_S.

EXPLANATION OF TEST LEVELS

Test Level

- I 100% production tested.
- II 100% production tested at +25°C and sample tested at specified temperatures.
- III Sample tested only.
- IV Parameter is guaranteed by design and characterization testing.
- V Parameter is a typical value only.
- VI All devices are 100% production tested at +25°C. 100% production tested at temperature extremes for extended temperature devices; sample tested at temperature extremes for commercial/industrial devices.



ORDERING GUIDE

Device	Temperature Range	Package Options ¹
AD 9060JZ	0°C to +70°C	Z-68
AD9060JE	0°C to +70°C	E-68A
AD9060KZ	0°C to +70°C	Z-68
AD 9060K E	0°C to +70°C	E-68A
AD9060SZ ²	-55°C to +125°C	Z-68
AD 9060SE ²	-55°C to +125°C	E-68A
AD 9060T Z ²	-55°C to +125°C	Z-68
AD 9060T E ²	-55°C to +125°C	E-68A
AD 9060/PCB	0°C to +70°C	Evaluation Board

DIE LAYOUT AND MECHANICAL INFORMATION

Die Dimensions	$206 \times 140 \times 15 \ (\pm 2) \ \text{mils}$
Pad Dimensions	$\dots \dots 4 \times 4$ mils
M etalization	
Backing	N one
Substrate Potential	
Passivation	N itride

NOTES

CAUTION.


ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD 9060 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



-4- REV. A

 $^{^{1}}E = C$ eramic L eadless C hip C arrier; Z = C eramic L eaded C hip C arrier.

²For specifications, refer to Analog Devices Military Products Databook.



AD9060 PIN DESCRIPTIONS


Pin No.	Name	Function				
1	1/2 _{REF}	M idpoint of internal reference ladder.				
2, 16, 28, 29, 35, 41, 42, 54, 64	-V _s	N egative supply voltage; nominally –5.2 V \pm 5%.				
3, 6, 15, 30, 33, 34, 37, 40, 65, 68	+V _S	Positive supply voltage; nominally +5 V \pm 5%.				
4, 5, 17, 18, 25, 27, 31, 32, 36, 38, 39, 43, 45, 52, 53, 66, 67	GROUND	All ground pins should be connected together and to low- impedance ground plane.				
7	3/4 _{REF}	T hree-quarter point of internal reference ladder.				
8, 9	ANALOG IN	Analog input; nominally between ± 1.75 V.				
11	+V _{SENSE}	Voltage sense line to most positive point on internal resistor ladder. N ormally +1.75 V.				
12	+V _{REF}	Voltage force connection for top of internal reference ladder. Normally driven to provide $+1.75$ V at $+V_{SENSE}$.				
13	ENCODE	Differential ECL convert signal that starts digitizing process.				
14	ENCODE	ECL-compatible convert command used to begin digitizing process.				
19-23, 46-50	D ₀ -D ₉	ECL-compatible digital output data.				
51	OVERFLOW	ECL-compatible output indicating ANALOG IN $> +V_{SENSE}$.				
56	-V _{REF}	Voltage force connection for bottom of internal reference ladder. N ormally driven to provide $-1.75\ V$ at $-V_{\text{SENSE}}$.				
57	-V _{SENSE}	Voltage sense line to most negative point on internal resistor ladder. N ormally -1.75 V.				
59	LSBsINVERT	N ormally grounded. When connected to $\pm V_s$, lower order bits (D $_0$ –D $_8$) are inverted. N ot ECL -compatible.				
61	MSBINVERT	N ormally grounded. When connected to $\pm V_s$, most significant bit (M SB; D_9) is inverted. N ot ECL -compatible.				
63	1/4 _{REF}	One-quarter point of internal reference ladder.				

REV. A -5-

MIL-STD-883 Compliance Information

The AD 9060 devices are classified within M icrocircuits G roup 57, T echnology Group D (bipolar A/D converters) and are constructed in accordance with M IL-ST D-883. The AD 9060 is electrostatic sensitive and falls within electrostatic sensitivity classification C lass 1. Percent D efective Allowance (PDA) is computed based on Subgroup 1 of the specified G roup A test list. Quality Assurance (QA) screening is in accordance with Alternate M ethod A of M ethod 5005.

The following apply: Burn-In per 1015; Life T est per 1005; Electrical T esting per 5004. (Note: Group A electrical testing assumes $T_A = T_C = T_J$.) M IL-ST D-883-compliant devices are marked with "C" to indicate compliance.



AD9060 Burn-In Connections

THEORY OF OPERATION

Refer to the AD 9060 block diagram. As shown, the AD 9060 uses a modified "flash," or parallel, A/D architecture. The analog input range is determined by an external voltage reference ($+V_{REF}$ and $-V_{REF}$), nominally ± 1.75 V. An internal resistor ladder divides this reference into 512 steps, each representing two quantization levels. T aps along the resistor ladder ($1/4_{REF}$, $1/2_{REF}$ and $3/4_{REF}$) are provided to optimize linearity. Rated performance is achieved by driving these points at 1/4, 1/2 and 3/4, respectively, of the voltage reference range.

The A/D conversion for the nine most significant bits (M SBs) is performed by 512 comparators. The value of the least significant bit (LSB) is determined by a unique interpolation scheme between adjacent comparators. The decoding logic processes the comparator outputs and provides a 10-bit code to the output stage of the converter.

Flash architecture has an advantage over other A/D architectures because conversion occurs in one step. This means the performance of the converter is limited primarily by the speed and matching of the individual comparators. In the AD 9060, an innovative interpolation scheme takes advantage of flash architecture but minimizes the input capacitance, power and device count usually associated with that method of conversion.

T hese advantages occur because of using only half the normal number of input comparator cells to accomplish the conversion. In addition, a proprietary decoding scheme minimizes error codes. Input control pins allow the user to select from among Binary, Inverted Binary, T wos C omplement and Inverted T wos C omplement coding (see A D 9060 T ruth T able).

APPLICATIONS

M any of the specifications used to describe analog/digital converters have evolved from system performance requirements in these applications. Different systems emphasize particular specifications, depending on how the part is used. The following applications highlight some of the specifications and features that make the AD 9060 attractive in these systems.

Wideband Receivers

Radar and communication receivers (baseband and direct IF digitization), ultrasound medical imaging, signal intelligence and spectral analysis all place stringent ac performance requirements on analog-to-digital converters (ADCs). Frequency domain characterization of the AD9060 provides signal-to-noise ratio (SNR) and harmonic distortion data to simplify selection of the ADC.

Receiver sensitivity is limited by the Signal-to-N oise R atio (SNR) of the system. The SNR for an ADC is measured in the frequency domain and calculated with a Fast Fourier T ransform (FFT). The SNR equals the ratio of the fundamental component of the signal (rms amplitude) to the rms value of the "noise." The noise is the sum of all other spectral components, including harmonic distortion but excluding dc.

Good receiver design minimizes the level of spurious signals in the system. Spurious signals developed in the ADC are the result of imperfections in the device transfer function (nonlinearities, delay mismatch, varying input impedance, etc.). In the ADC, these spurious signals appear as Harmonic Distortion. Harmonic Distortion is also measured with an FFT and is specified as the ratio of the fundamental component of the signal (rms amplitude) to the rms value of the worst case harmonic (usually the 2nd or 3rd).

-6- REV. A

Two-Tone Intermodulation Distortion (IMD) is a frequently cited specification in receiver design. In narrow-band receivers, third-order IMD products result in spurious signals in the pass band of the receiver. Like mixers and amplifiers, the ADC is characterized with two, equal amplitude, pure input frequencies. The IMD equals the ratio of the power of either of the two input signals to the power of the strongest third order IMD signal. Unlike mixers and amplifiers, the IMD does not always behave as it does in linear devices (reduced input levels do not result in predictable reductions in IMD).

Performance graphs provide typical harmonic and SNR data for the AD 9060 for increasing analog input frequencies. In choosing an A/D converter, always look at the dynamic range for the analog input frequency of interest. The AD 9060 specifications provide guaranteed minimum limits at three analog test frequencies.

A perture D elay is the delay between the rising edge of the EN-CODE command and the instant at which the analog input is sampled. M any systems require simultaneous sampling of more than one analog input signal with multiple ADCs. In these situations timing is critical, and the absolute value of the aperture delay is not as critical as the matching between devices.

A perture U ncertainty, or jitter, is the sample-to-sample variation in aperture delay. This is especially important when sampling high slew rate signals in wide bandwidth systems. A perture uncertainty is one of the factors that degrades dynamic performance as the analog input frequency is increased.

Digitizing Oscilloscopes

O scilloscopes provide amplitude information about an observed waveform with respect to time. D igitizing oscilloscopes must accurately sample this signal without distorting the information to be displayed.

One figure of merit for the ADC in these applications is Effective N umber of Bits (ENOBs). ENOB is calculated with a sine wave curve fit and equals:

 $ENOB = N - LOG_2[Error (measured)/Error (ideal)]$


N is the resolution (number of bits) of the ADC. The measured error is the actual rms error calculated from the converter outputs with a pure sine wave input.

The Analog Bandwidth of the converter is the analog input frequency at which the spectral power of the fundamental signal is reduced 3 dB from its low frequency value. The analog bandwidth is a good indicator of a converter's slewing capabilities.

The M aximum Conversion Rate is defined as the encode rate at which the SNR for the lowest analog signal test frequency tested drops by no more than 3 dB below the guaranteed limit.

Imaging

Visible and infrared imaging systems each require similar characteristics from ADCs. The signal input (from a CCD camera or multiplexer) is a time division multiplexed signal consisting of a series of pulses whose amplitude varies in direct proportion to the intensity of the radiation detected at the sensor. These varying levels are then digitized by applying encode commands at the correct times, as shown below.



Imaging Application Using AD9060

The actual resolution of the converter is limited by the thermal and quantization noise of the ADC. The low frequency test for SNR or ENOB is a good measure of the noise of the AD9060. At this frequency, the static errors in the ADC determine the useful dynamic range of the ADC.

Although the signal being sampled does not have a significant slew rate, this does not imply dynamic performance is not important. The Transient Response and Overvoltage Recovery Time specifications ensure that the ADC can track full-scale changes in the analog input sufficiently fast to capture a valid sample.

Transient R esponse is the time required for the AD 9060 to achieve full accuracy when a step function is applied. O vervoltage R ecovery Time is the time required for the AD 9060 to recover to full accuracy after an analog input signal 150% of full scale is reduced to the full-scale range of the converter.

Professional Video

Digital Signal Processing (DSP) is now common in television production. Modern studios rely on digitized video to create state-of-the-art special effects. Video instrumentation also requires high resolution ADCs for studio quality measurement and frame storage.


The AD 9060 provides sufficient resolution for these demanding applications. Conversion speed, dynamic performance and analog bandwidth are suitable for digitizing both composite and RGB video sources.

REV. A -7-

USING THE AD9060

Voltage References

The AD 9060 requires the user to provide two voltage references: $+\mbox{V}_{REF}$ and $-\mbox{V}_{REF}$. These two voltages are applied across an internal resistor ladder (nominally 37 Ω) and set the analog input voltage range of the converter. The voltage references should be driven from a stable, low impedance source. In addition to these two references, three evenly spaced taps on the resistor ladder $(1/4_{REF},\ 1/2_{REF},\ 3/4_{REF})$ are available. Providing a reference to these quarter points on the resistor ladder will improve the integral linearity of the converter and improve ac performance. (AC and dc specifications are tested while driving the quarter points at the indicated levels.) The figure below is not intended to show the transfer characteristic of the ADC but illustrates how the linearity of the device is affected by reference voltages applied to the ladder.




Effect of Reference Taps on Linearity

Resistance between the reference connections and the taps of the first and last comparators causes offset errors. These errors, called "top and bottom of the ladder offsets," can be nulled by using the voltage sense lines, $+V_{\text{SENSE}}$ and $-V_{\text{SENSE}}$, to adjust the reference voltages. Current through the sense lines should be limited to less than 100 μ A. Excessive current drawn through the voltage sense lines will affect the accuracy of the sense line voltage.

The next page shows a reference circuit that nulls out the offset errors using two op amps, and provides appropriate voltage references to the quarter-point taps. F eedback from the sense lines causes the op amps to compensate for the offset errors. The two transistors limit the amount of current drawn directly from the op amps; resistors at the base connections stabilize their operation. The $10~\mathrm{k}\Omega$ resistors (R1–R4) between the voltage sense lines form an external resistor ladder; the quarter point voltages are taken off this external ladder and buffered by an op amp. The actual values of resistors R1–R4 are not critical, but they should match well and be large enough $(\geq 10~\mathrm{k}\Omega)$ to limit the amount of current drawn from the voltage sense lines.

The select resistors (R_S) shown in the schematic (each pair can be a potentiometer) are chosen to adjust the quarter-point voltage references but are not necessary if R1–R4 match within 0.05%.



AD9060 SNR and ENOB vs. Reference Voltage

An alternative approach for defining the quarter-point references of the resistor ladder to evaluate the integral linearity error of an individual device and adjust the voltage at the quarter-points to minimize this error. This may improve the low frequency ac performance of the converter.

Performance of the AD 9060 has been optimized with an analog input voltage of ± 1.75 V (as measured at $\pm V_{\text{SENSE}}$). If the analog input range is reduced below these values, relatively larger differential nonlinearity errors may result because of comparator mismatches. As shown in the figure below, performance of the converter is a function of $\pm V_{\text{SENSE}}$.


Applying a voltage greater than 4 V across the internal resistor ladder will cause current densities to exceed rated values and may cause permanent damage to the AD 9060. The design of the reference circuit should limit the voltage available to the references.

Analog Input Signal

The signal applied to ANALOG IN drives the inputs of 512 parallel comparator cells (see Equivalent Analog Input figure). This connection has a typical input resistance of 7 k Ω and input capacitance of 45 pF. The input capacitance is nearly constant over the analog input voltage range as shown in the graph, which illustrates that characteristic.

The analog input signal should be driven from a low distortion, low noise amplifier. A good choice is the AD 9617, a wide bandwidth, monolithic operational amplifier with excellent ac and dc performance. The input capacitance should be isolated by a small series resistor (24 Ω for the AD 9617) to improve the ac performance of the amplifier (see AD 9060/PCB Evaluation Board Block Diagram).


-8- REV. A




O+V_{SENSE} -O 3/4_{REF} O 1/4_{REF} O -V_{SENSE}

ANALOG INPUT O

AD9060 Equivalent Analog Input




AD9060 Equivalent Digital Outputs



AD9060 Encode and Encode Equivalent Circuits

REV. A -9-



AD9060 Timing Diagram

Timing

In the $\bar{A}D$ 9060, the rising edge of the ENCODE signal triggers the A/D conversion by latching the comparators. (See the AD 9060 T iming D iagram.) These ENCODE and $\bar{E}NCODE$ signals are ECL compatible and should be driven differentially. Jitter on the ENCODE signal will raise the noise floor of the converter. Differential signals, with fast clean edges, will reduce the jitter in the signal and allow optimum ac performance. In applications with a fixed, high frequency encode rate, converter performance is also improved (jitter reduced) by using a crystal oscillator as the system clock.

The AD 9060 units are designed to operate with a 50% duty cycle encode signal; adjustment of the duty cycle may improve the dynamic performance of individual devices. Since the EN-CODE and $\overline{\rm ENCODE}$ signals are differential, the logic levels are not critical. U sers should remember, however, that reduced logic levels will reduce the slew rate of the edges and effectively increase the jitter of the signal. ECL terminations for the EN-CODE and $\overline{\rm ENCODE}$ signals should be as close as possible to the AD 9060 package to avoid reflections.

In systems where only single-ended signals are available, the use of a high speed comparator (such as the AD 96685) is recommended to convert to differential signals. An alternative is to connect +1.3 V (ECL midpoint) to $\overline{\rm ENCODE}$ and drive the ENCODE connection single ended. In such applications, clean, fast edges are necessary to minimize jitter in the signal.

Output data of the AD 9060, D $_0$ –D $_9$ and OVERFLOW are also ECL compatible and should be terminated through 100 Ω to –2 V (or an equivalent load).

Data Format

The format of the output data (D_0-D_9) is controlled by the MSB INVERT and LSBs INVERT pins. These inputs are dc control inputs and should be connected to GROUND or +V_S. The AD 9060 T ruth T able gives information to choose from among Binary, Inverted Binary, T wos C omplement and Inverted T wos C omplement coding.

The OVERFLOW output is an indication that the analog input signal has exceeded the voltage at $+V_{\text{SENSE}}$. The accuracy of the overflow transition voltage and output delay are not tested or in-

cluded in the data sheet limits. Performance of the overflow indicator is dependent on circuit layout and slew rate of the encode signal. The operation of this function does not affect the other data bits (D $_0$ -D $_9$). It is not recommended for applications requiring a critical measure of analog input voltage.

Layout and Power Supplies

Proper layout of high speed circuits is always critical but is particularly important when both analog and digital signals are involved.

Analog signal paths should be kept as short as possible and be properly terminated to avoid reflections. The analog input voltage and the voltage references should be kept away from digital signal paths; this reduces the amount of digital switching noise that is capacitively coupled into the analog section of the circuit.

Digital signal paths should also be kept short, and run lengths should be matched to avoid propagation delay mismatch. Terminations for ECL signals should be as close as possible to the receiving gate.


In high speed circuits, layout of the ground circuit is a critical factor. A single, low impedance ground plane on the component side of the board will reduce noise on the circuit ground. Power supplies should be capacitively coupled to the ground plane to reduce noise in the circuit. Multilayer boards allow designers to lay out signal traces, without interrupting the ground plane, and provide low impedance power planes.

It is especially important to maintain the continuity of the ground plane under and around the AD 9060. In systems with dedicated digital and analog grounds, all grounds of the AD 9060 should be connected to the analog ground plane.


The power supplies (+V $_S$ and -V $_S$) of the AD 9060 should be isolated from the supplies used for external devices; this further reduces the amount of noise coupled into the A/D converter. Sockets limit the dynamic performance and should be used only for prototypes or evaluation—PCK Elastomerics Part No. CCS6855 is recommended for the LCC package. (T el. 215-672-0787)

An evaluation board is available to aid designers and provide a suggested layout.


-10- REV. A




AD9060 SNR and ENOB vs. Input Frequency



AD9060 SNR and ENOB vs. Conversion Rate



AD9060 Harmonics vs. Input Frequency




Input Capacitance/Resistance vs. Input Voltage

		Offset E	Binary	Twos Complement			
Step Range 0 = -1.75 V FS = +1.75		True MSB INV = "0" LSBs INV = "0"	Inverted MSB INV = "1" LSBs INV = "1"	True MSB INV = "1" LSBs INV = "0"	Inverted MSB INV = "0" LSBs INV = "1"		
1024	> + 1.7500	(1)111111111	(1)0000000000	(1)011111111	(1)1000000000		
1023	+ 1.7466	1111111111	000000000	0111111111	1000000000		
1022	+ 1.7432	1111111110	000000001	0111111110	1000000001		
		•			•		
512	+0.0034	1000000000	0111111111	000000000	1111111111		
511	0.000	011111111	100000000	1111111111	0000000000		
510	-0.0034	0111111110	100000001	1111111110	0000000001		
12	- 1.7432	000000010	1111111101	100000010	0111111101		
1	- 1.7466	000000001	1111111110	1000000001	0111111110		
00	< - 1.7466	000000000	1111111111	1000000000	0111111111		

The overflow bit is always 0 except where noted in parentheses (). MSB INVERT and LSBs INVERT are considered dc controls.

AD9060 Truth Table

-11-



AD9060/PCB Evaluation Board Block Diagram


AD 9060/PCB EVALUATION BOARD

The AD 9060/PCB Evaluation Board is available from the factory and is shown here in block diagram form. The board includes a reference circuit that allows the user to adjust both references and the quarter-point voltages. The AD 9617 is included as the drive amplifier, and the user can configure the gain from -1 to -15.

Onboard reconstruction of the digital data is provided through the AD 9712, a 12-bit monolithic DAC. The analog and reconstructed waveforms can be summed on the board to allow the user to observe the linearity of the AD 9060 and the effects of the quarter-point voltages. The digital data and an adjustable D ata Ready signal are available via a 37-pin edge connector.

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).



-12- REV. A